



# Z06 SYSTEM BLOCK DIAGRAM

**BOM MARK**  
IV@: INT VGA  
EV@: STUFF FOR EXT VGA  
SP@: STUFF FOR UMA or VGA







# Clock Generator



## CPU Clock select



BSEL Frequency Select Table			
FSC	FSB	FSA	Frequency
0	0	0	266Mhz
0	0	1	1.33Mhz
0	1	1	1.66Mhz
0	1	0	200Mhz
1	1	0	400Mhz
1	1	1	Reserved
1	0	1	100Mhz
1	0	0	333Mhz





# CLOCK GENERATOR












Layout Note:  
Place these parts  
reference to Intel demo  
board.




VCC:38A (Low power type)  
VCC:47A (Standard type)

Layout Note:  
Inside CPU center cavity in 2 rows

VCCP : 2.5A(Supply after VCC Stable)  
4.5A(Supply before VCC Stable)



VCCA:130mA



Layout Note:  
Z0=27.4,P/U/PD L<1"




Quanta Computer Inc.  
PROJECT : Z06

Size	Document Number	Rev 1A
CPU Power		
Date:	Thursday, March 12, 2009	Sheet 4 of 39




U25	QCI P/N
Intel Cantiga GM45-B3	AJSLB940T04
Intel Cantiga PM45-B3	AJSLB970T06
Intel Cantiga GL40-A1	AJSLGGM0T04




0.3125\*VCCP  
WIDE(10):SPACING(20),  
L<0.5"

Layout Note:  
WIDE(10):SPACING(20),  
L<0.5"

2/3\*VCCP  
WIDE(10):SPACING(20),  
L<0.5"



GMCH (CANTIGA)



**Quanta Computer Inc.**

**PROJECT : Z06**

**GMCH HOST**


Size	Document Number	Rev 1A
Date:	Thursday, March 12, 2009	Sheet 5 of 39





### Strap table

Pin Name	Strap description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB 1066MHz 010 = FSB 800MHz 011 = FSB 667MHz
CFG[4:3]	Reserved	
CFG5	DMI X2 Select	0 = DMI X2 1 = DMI X4(Default)
CFG6	iTPM Host Interface	0 = iTPM Host Interface is enabled 1 = iTPM Host Interface is disabled(Default)
CFG7	ME TLS Confidentiality	0 = AMT Firmware will use TLS cipher suite with no confidentiality 1 = AMT Firmware will use TLS cipher suite with confidentiality(Default)
CFG8	Reserved	
CFG9	PCIe Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal operation(Default)
CFG10	PCIe Loopback enable	0 = Enabled 1 = Disabled (Default)
CFG11	Reserved	
CFG12	ALLZ	0 = ALLZ mode enable 1 = disable(Default)
CFG13	XOR	0 = XOR mode enable 1 = disable(Default)
CFG[15:14]	Reserved	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT disable 1 = Dynamic ODT Enable(Default)
CFG[18:17]	Reserved	
CFG19	DMI Lane Reversal	0 = Normal (Default) 1 = Lanes Reversed
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIe	0 = Only Digital Display port (SDVO/DP/iHDMI) or PCIe is operational (Default) 1 = Digital Display port (SDVO/DP/iHDMI) and PCIe are operating simultaneously via PEG port
SDVO_CTRLDATA	SDVO Present	0 = No SDVO/HDMI Device Present(Default) 1 = SDVO/HDMI Device present
DDPC_CTRLDATA	Digital Display Present	0 = Digital display(HDMI/DP) device absent(Default) 1 = Digital display(HDMI/DP) device present

### Strap pin




Modify REV:C




NB Thermal trip pin  
No use Thermal trip NB side can  
NC.(NB has ODT)



**PM\_DPRSTP#**  
The Daisy chain topology should  
be routed from ICH9M to IMVP ,  
then to (G)MCH and CPU, in that  
order.




**NOTE:**  
If (G)MCH's HD Audio signals are connected to ICH9M for iHDMI, VCCHDA and VCCSUSHDA on ICH9M should be only on 1.5V. These power pins on ICH9M can be supplied with 3.3V if and only if (G)MCH's HDA is not connected to ICH9M. Consequently, only 1.5V audio/modem codecs can be used on the platform.



## INTEL FAE Suggest PD for Ext graphics



**NB Thermaltrip**



Check list note : CL\_VREF=0.35V

```
DDPC_CTRL for HDMI port C |
SDVO_CTRL for HDMI port B |
```


<Checklist ver0.8>  
If TSATN# is not used, then it must be terminated with a 56- pull-up resistor to VCCP.

<Pin out check issue>




SP@


If LVDS no use, all signal can NC



PEG\_TXP[15:0] (17 23)




INT\_OR1\_BEO






# GMCH (CANTIGA)

## DDR SYSTEM MEMORY A



CANTIGA\_GM45

## DDR SYSTEM MEMORY B



CANTIGA\_GM45



Quanta Computer Inc.  
PROJECT : Z06

Size	Document Number	Rev 1A
Date: Thursday, March 12, 2009	GMCH DDRII	Sheet 8 of 39




IV@  
SP@

Power consumption reference to Intel  
644135 Cantiga chipset EDS Volume1.  
Section 10

GM TDP 10.5~12W  
GS TDP 7~8W  
PM TDP 7W

Intel check list(Rev 0.8)  
No description for VCC\_SM bulk CAP  
Intel CRB(Rev 0.7)  
330U\*1 Reserve near to power  
330U\*1 near to NB



Intel check list(Rev 0.8)  
270U\*1 near to power(+V1.05M).  
270U\*2 near to NB  
Intel CRB(Rev 0.7)  
270U\*3 near to power(+V1.05M).  
270U\*1 near to NB  
ESR=12m ohm





















South Bridge Strap Pin (1/3)					
Pin Name	Strap description	Sampled	Configuration		PU/PD
HDA_DOCK_EN/ GPIO33	Flash Descriptor Security Override Strap	PWROK	0 = The Flash Descriptor Security will be overridden. 1 = The security measures defined in the Flash Descriptor will be in effect		This strap should only be enabled in manufacturing environments using an external pull-up resistor.
SATALED#	PCI Express Lane Reversal (Lanes 1-4)	PWROK	Internal PU		
TP3	XOR Chain Entrance	PWROK	ICH_TP3	HDA_SDOUT	Description 0 0 RSVD 0 1 Enter XOR Chain 1 0 Normal operation(Default) 1 1 Set PCIe port config bit 1
HDA_SDOUT	XOR Chain Entrance /PCI Express* Port Config 1 bit 1 (Port 1-4)	PWROK			(14) ICH_TP3 ICH_TP3 R592 *1K_4 HDA_SDOUT_R R271 *1K_4 +3V













Pin Name	Strap description	Sampled	Configuration	PU/PD		
HDA_SYNC	PCI Express Port Config 1 bit 0 (Port 1-4)	PWROK	0 = Default 1 = Setting bit 0			
GNT2# / GPIO53	PCI Express Port Config 2 bit 2 (Port 5-6)	PWROK	0 = Setting bit 2 1 = Default			
GNT1# / GPIO51	ESI Strap(Server Only)	PWROK	0 = DMI for ESI-compatible 1 = Default			
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default			
SPI_MOSI	Integrated TPM Enable	CLPWROK	0 = INT TPM disable(Default) 1 = INT TPM enable			
GNT0#	Boot BIOS Selection 0	PWROK	PCI_GNT#0	SPI_CS#1	Boot Location	
			0	1	SPI	
SPI_CS1# / GPIO58 / CLGPIO6	Boot BIOS Selection 1	CLPWROK	1	0	PCI	
			1	1	LPC(Default)	





South Bridge Strap Pin (3/3)


Pin Name	Strap description	Sampled	Configuration	PU/PD
GPIO20	Reserved	PWROK		
SPKR	No Reboot	PWROK	0 = Default 1 = No Reboot mode	PCSPK R316 *1K 4 +3V
GPIO49	DMI Termination Voltage	PWROK	0 = for desktop applications 1 = for mobile applications Internal PU	DMI_TERM_SEL R554 *1K 4



Board ID	ID3	ID2	ID1	ID0
default	0	0	0	0
	0	0	0	1
	0	0	1	0
	0	0	1	1
	0	1	0	0


Quanta Computer Inc.  
PROJECT : Z06  
Date: Thursday, March 12, 2009 Sheet 14 of 39








# DDR2 SO-DIMM SOCKET




- (6) PM\_EXTTS#1  $\rightarrow$  PM\_EXTTS#1
- (6) PM\_EXTTS#0  $\rightarrow$  PM\_EXTTS#0
- (6) M\_CS#[3:0]  $\rightarrow$  M\_CS#[3:0]
- (6) M\_ODT[3:0]  $\rightarrow$  M\_ODT[3:0]
- (6) M\_CKE[3:0]  $\rightarrow$  M\_CKE[3:0]
- (6) M\_CLK#[3:0]  $\rightarrow$  M\_CLK#[3:0]
- (6) M\_CLK[3:0]  $\rightarrow$  M\_CLK[3:0]
- (8) M\_A\_CAS#  $\rightarrow$  M\_A\_CAS#
- (8) M\_A\_RAS#  $\rightarrow$  M\_A\_RAS#
- (8) M\_A\_WE#  $\rightarrow$  M\_A\_WE#
- (8) M\_A\_BS[2:0]  $\rightarrow$  M\_A\_BS[2:0]
- (8) M\_A\_DM[7:0]  $\rightarrow$  M\_A\_DM[7:0]
- (8) M\_A\_DQS#[7:0]  $\rightarrow$  M\_A\_DQS#[7:0]
- (8) M\_A\_A[14:0]  $\rightarrow$  M\_A\_A[14:0]
- (8) M\_A\_DQ[63:0]  $\rightarrow$  M\_A\_DQ[63:0]
- (8) M\_B\_CAS#  $\rightarrow$  M\_B\_CAS#
- (8) M\_B\_RAS#  $\rightarrow$  M\_B\_RAS#
- (8) M\_B\_WE#  $\rightarrow$  M\_B\_WE#
- (8) M\_B\_BS[2:0]  $\rightarrow$  M\_B\_BS[2:0]
- (8) M\_B\_DM[7:0]  $\rightarrow$  M\_B\_DM[7:0]
- (8) M\_B\_DQS#[7:0]  $\rightarrow$  M\_B\_DQS#[7:0]
- (8) M\_B\_A[14:0]  $\rightarrow$  M\_B\_A[14:0]
- (8) M\_B\_DQ[63:0]  $\rightarrow$  M\_B\_DQ[63:0]




- (8) M\_B\_CAS#  $\rightarrow$  M\_B\_CAS#
- (8) M\_B\_RAS#  $\rightarrow$  M\_B\_RAS#
- (8) M\_B\_WE#  $\rightarrow$  M\_B\_WE#
- (8) M\_B\_BS[2:0]  $\rightarrow$  M\_B\_BS[2:0]
- (8) M\_B\_DM[7:0]  $\rightarrow$  M\_B\_DM[7:0]
- (8) M\_B\_DQS#[7:0]  $\rightarrow$  M\_B\_DQS#[7:0]
- (8) M\_B\_A[14:0]  $\rightarrow$  M\_B\_A[14:0]
- (8) M\_B\_DQ[63:0]  $\rightarrow$  M\_B\_DQ[63:0]
- (8) M\_C\_CAS#  $\rightarrow$  M\_C\_CAS#
- (8) M\_C\_RAS#  $\rightarrow$  M\_C\_RAS#
- (8) M\_C\_WE#  $\rightarrow$  M\_C\_WE#
- (8) M\_C\_BS[2:0]  $\rightarrow$  M\_C\_BS[2:0]
- (8) M\_C\_DM[7:0]  $\rightarrow$  M\_C\_DM[7:0]
- (8) M\_C\_DQS#[7:0]  $\rightarrow$  M\_C\_DQS#[7:0]
- (8) M\_C\_A[14:0]  $\rightarrow$  M\_C\_A[14:0]
- (8) M\_C\_DQ[63:0]  $\rightarrow$  M\_C\_DQ[63:0]


# DDR2 TERMINATOR





# TERMINATOR DECOUPLING CAPACITOR



# CLOSE SO-DIMM SOCKET CAPACITORS



# CLOSE SO-DIMM SOCKET CAPACITORS



**Quanta Computer Inc.**  
PROJECT : Z06



Size Document Number

**DDR2 SO-DIMM**

Date: Thursday, March 12, 2009 Sheet 16 of 39

Rev 1A





Near BGA

U23A  
EV@N10M-GE1-B-U2/H

AK16 PEX\_IOVDD\_1

AK17 PEX\_IOVDD\_2

AK21 PEX\_IOVDD\_3

AK24 PEX\_IOVDD\_4

AK27 PEX\_IOVDD\_5

AG11 PEX\_IOVDDQ\_1

AG12 PEX\_IOVDDQ\_2

AG13 PEX\_IOVDDQ\_3

AG15 PEX\_IOVDDQ\_4

AG16 PEX\_IOVDDQ\_5

AG17 PEX\_IOVDDQ\_6

AG18 PEX\_IOVDDQ\_7

AG22 PEX\_IOVDDQ\_8

AG23 PEX\_IOVDDQ\_9

AG24 PEX\_IOVDDQ\_10

AG25 PEX\_IOVDDQ\_11

AG26 PEX\_IOVDDQ\_12

AG14 PEX\_IOVDDQ\_13

AJ15 PEX\_IOVDDQ\_14

AJ19 PEX\_IOVDDQ\_15

AJ21 PEX\_IOVDDQ\_16

AJ22 PEX\_IOVDDQ\_17

AJ24 PEX\_IOVDDQ\_18

AJ25 PEX\_IOVDDQ\_19

AJ27 PEX\_IOVDDQ\_20

AK18 PEX\_IOVDDQ\_21

AK20 PEX\_IOVDDQ\_22

AK23 PEX\_IOVDDQ\_23

AK26 PEX\_IOVDDQ\_24

AL16 PEX\_IOVDDQ\_25



PCI EXPRESS

(35) VGA\_SENSE

SI-2 4/10 For Nvidia recommend.




100mA

12-16 mils width



FOR UMA iHDMI HPD

PEG\_RXP3 R175 IV@0\_4 HDMI\_HP\_IV# (23)



Quanta Computer Inc.


PROJECT : Z06

Size	Document Number	Rev
	N10P (PCIE I/F) 1/5	1A
Date:	Thursday, March 12, 2009	Sheet 17 of 39




U23B  
EV@N10M-GE1-B-U2H

# MEMORY I/F A







Nvidia suggest:  
10 k pull-down only if  
no spread chip used.

SI modified  
Nvidia request

STUFF PDs on XTALSSIN and XTALOUTBUFF WHEN EXT\_SS IS NOT USED

PLACE CLOSE TO GPU

Modifv REV:C

NV: R,G,B +/- 250ps length-matched

Modify REV-C

TMD5 channel two

### Display port output



Fix Ball out and Pin Name









# NVVDD Decoupling



Follow Design Guide DG-04131-001 4.7uF x3  
and 0.022x10 uF and 0.1uF x10

NB9M: VGACORE +0.90V (Normal) , +1.09V

## power up sequence





Quanta Computer Inc.

PROJECT : Z06

Size	Document Number	Rev
U18	N10P (POWER & GND) 5/5	1A
Date:	Thursday, March 12, 2009	Sheet 21 of 39





VRAM: End of October NV Qualification.




PROJECT : Z06


Size	Document Number	Rev
	<b>N10P VRAM-1(GDDR2 BGA84)</b>	1A
Date:	Thursday, March 12, 2009	Sheet 22 of 39



**CRT**




Lid Switch	
------------	--




**BRIGHTNESS**




## LCD EDID SMBus PU




## LVDS




## HDMI




## UMA to LVDS




## MXM to LVDS




From GMCH (iHDMI)




LCD\_ON




### Backlight Control




## 01M-20 +5V HDMI




## SDVO I2C Control




OE# control for power saving




HP-detect for




## EV@Hot-plug




**FOR NV HDMI**



NV suggestion near




## Camera






## SATA HDD




## ODD (SATA)




**LED**


Power/Suspend: Blue/ Red



**FAN**



## TP CONN






**Quanta Computer Inc.**

PROJECT : Z06










Size	Document Number	Rev
	<b>HDD/ODD/LED/SW/TP/FAN/MMB</b>	<b>2A</b>
Date:	Thursday, March 12, 2009	Sheet 24 of 39



## MINI-CARD




























**OCP: 9A**

$L(\text{ripple current}) = (19V - 5V) * 5V / (2.2uH * 400kHz * 19V)$   
 $\sim 4.1866A$

$I_{ocp} = 9 - (4.18 / 2) = 6.9067A$   
 $V_{th} = 6.9067A * 14.2m\Omega = 98.07514mV$   
 $R(I_{lim}) = (98.07514mV * 10) / 5uA$   
 $\sim 196K$


**OCP: 8A**

$L(\text{ripple current}) = (19 - 3.3) * 3.3 / (2.2u * 0.5M * 19)$   
 $\sim 2.48A$


$I_{ocp} = 8 - (2.48 / 2) = 6.67A$   
 $V_{th} = 6.67A * 15m\Omega = 94.714mV$   
 $R(I_{lim}) = (94.714mV * 10) / 5uA$   
 $\sim 191K$



## VTT 1.05V













(29,32,34,36) MAINON

(20) GPU\_VID1

(20) GPU\_VID0

(29,34) 1V8\_ON

+3VSUS

MAINON

$$V_{out} = 0.8(1 + R1/R2) = 1.5V$$

1

2

MCP67 TABLE

VID[1:0]			INPUTS			OUTPUTS			VOUT1
VID1	VID0	Set	G1	G0		OD1	OD2	OD3	
0	0	1.2V	0	0		$2.75 * R2 / (R1 + R2) = 2.75 * 121 / (121 + 158) =$			1.192 (G0=0, G1=0)
0	1	1.1V	0	1		$2.75 * (R2    R3) / [(R2    R3) + R1] =$			1.092 (G0=1, G1=0)
1	0	1.0V	1	0		$2.75 * (R2    R4) / [(R2    R4) + R1] =$			0.99 (G0=0, G1=1)
1	1	0.9V	1	1		$2.75 * (R2    R3    R4) / [(R2    R3    R4) + R1] =$			0.91 (G0=1, G1=1)

VID[1:0]			INPUTS			OUTPUTS			VOUT1
VID1	VID0	Set	G1	G0		OD1	OD2	OD3	
0	0	1.2V	0	0		$2.75 * R2 / (R1 + R2) = 2.75 * 121 / (121 + 158) =$			1.192 (G0=0, G1=0)
0	1	1.1V	0	1		$2.75 * (R2    R3) / [(R2    R3) + R1] =$			1.092 (G0=1, G1=0)
1	0	1.0V	1	0		$2.75 * (R2    R4) / [(R2    R4) + R1] =$			0.99 (G0=0, G1=1)
1	1	0.9V	1	1		$2.75 * (R2    R3    R4) / [(R2    R3    R4) + R1] =$			0.91 (G0=1, G1=1)

